# ARTERIS P

# Accelerating Timing Closure for Networks-on-Chip (NoCs) With Physical Awareness

Challenge

**Semiconductor Complexity Continues to** 

Resolution

**Co-Optimized Design Flow Saves Re-work** 



# **Grow Exponentially**



 Complexity of NoC protocols have grown 10x (# of pages) Variety of NoC protocols has grown NoCs evolve into Super-NoCs when split across chiplets

### **Physical Implementation is Hard to Predict**





	Before	After
Physical	Wire length: 40m	Wire length: 20m
Docian		

### Key Challenge

- The number of IP blocks in systems-on-chip and across chiplets continues to grow.
- The floorplan in digital implementation determines the area that NoCs can consume and with a lack of a standard methodology for timing closure for on-chip IP communications, timing closure in layout often requires a "return to the drawing board" and a re-spin of the NoC architecture.





## Failure to Close Timing Results in Costly Delays



## **Avoiding Late Timing Issues Using Abstraction, Physical** Awareness, And Estimation



#### **Key Resolution**

- Networks-on-Chip (NoCs) with complex protocols like AMBA AXI, CHI and many others have emerged and continue to grow in complexity.
- Considering the floorplan information during the NoC architecture phase, combined with early estimation of pipeline stages based on .lib technology information and direct connection to digital implementation using constraints, can significantly reduce the

#### time to physical closure.

