Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Resources Search

background-element-24

Sort & Filter

Type
Resources catergories filter
Resources Type Filter
Year filter
Show More
Latest
Oldest
A-Z
Z-A
Filter by Product
Filter by Solution
17 Results
Sort & Filter
Presentation

Safety Considerations for Network-on-Chip (NoC) Development

This presentation illustrates functional safety challenges in system design and adherence to the ISO 26262 standard for automotive electronics. It highlights Network-on-Chip (NoC) safety mechanisms, including timeouts, IP Block isolation, and end-to-end interface protection.
Podcast

Electronic Design: All About NoCs

Today’s SoCs are very complex. They have multiple cores and often these cores vary in type, e.g., CPUs, GPUs, and NPUs. Connecting these to peripherals and memory typically involves one or more network-on-chips (NoCs). In this podcast, Electronic Design Editor Bill Wong talks with Andy Nightingale, VP Product Management and Marketing at Arteris, about NoCs.
Podcast

SemiWiki: The Impact of Arteris on Automotive and Beyond with Frank Schirrmeister

Dan Nenni of SemiWiki is joined by Arteris’ Frank Schirrmeister in a conversation on automotive and the impact of network-on-chip IP on system design.
Podcast

SemiWiki: A Broad View of Design Architectures and the Role of the NoC with Arteris’ Michal Siwinski

SemiWiki’s Dan Nenni welcomes Michal Siwinski, CMO of Arteris, for an in-depth discussion of modern design architectures and the crucial role of Network-on-Chips (NoCs).
Podcast

EE Journal: The Freedom to Innovate: Arteris and the Rise of RISC-V

The adoption of RISC-V is spreading. Versatility and “freedom to innovate” are powering the ecosystem. Frank Schirrmeister, VP Solutions and Business Development at Arteris, spoke to EE Journal’s Amelia Dalton on the fish fry podcast.
CodaCache Last Level Cache IP
Datasheet

CodaCache® Last-Level Cache IP

  • Standalone, highly configurable last level cache
  • Arm® AMBA® AXI compliant
  • Configurable way partitioning, sizing, & scratchpad configurations
<p...

Revolutionizing SoC Performance with Network-on-Chip Technology
Webinar

Revolutionizing SoC Performance with Network-on-Chip Technology

See how you can create NoCs with less wires, more bandwidth, smaller area with incredible efficiency, flexibility and scalability to achieve your SoC goals.
Previous
Next Page

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Popup Overlay