Contact Us
Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Resources Search

Resources Search

background-element-24

Sort & Filter

Type
Resources catergories filter
Resources Type Filter
AI / Machine Learning (9) RISC-V Designs (7) Cybersecurity (6) Hardware Security Assurance (5) ISO 26262 (4) Network-on-Chip IP (4) Traceability (4) FMEDA (3) Functional Safety (3) IP-XACT (3) Magillem Connectivity (3) Multi-Die (3) Network-on-Chip (NoC) (3) FlexGen (2) FlexNoC (2) Magillem Registers (2) Power Consumption (2) Radix-S/M/ST (2) Automotive (1) CodaCache (1) Hardware/Software Interface (HSI) (1) Magillem Packaging (1) Ncore (1) Power Management (1) Routing Congestion (1) SystemC (1)
Year filter
Show More
Latest
Oldest
A-Z
Z-A
Filter by Product
Filter by Solution
19 Results
Sort & Filter
Building a Portable Stimulus Flow Based on Magillem IP-XACT Packaging
White Paper

Building a Portable Stimulus Flow Based on Magillem IP-XACT Packaging

This paper written by Nokia and Mentor Siemens describes an efficient integration flow using Portable Stimulus and IP-XACT flow automation.
HW SW Interface Flow Based on System & Hardware Abstract Models
White Paper

HW / SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures

This paper presents a code generation flow to deploy system applications over hardware architectures based on abstract descriptions.
Scalability A Looming Problem in Safety Analysis
White Paper

Scalability – A Looming Problem in Safety Analysis

Misbehavior in the electronics can lead to accidents, even fatalities. This paper describes how ISO 26262 standard and in particular the Failure Modes, Effects and Diagnostic Analysis (FMEDA) can be leveraged to address this real concern.
Presentation

Automating the Generation of Scalable and Reusable FMEDA in Complex Systems-on-Chip (SoCs)

Presented at IQPC Application of ISO 26262 2022 Conference, describes an approach that uses a hierarchal and modular library of safety components to describe failure modes, safety mechanism diagnostic coverage, and other functional safety metrics at a level that scales with the size and complexity of an SoC and enables reuse for the creation of SoC platform derivative chips, which is common in our industry.
Presentation

Modernizing the Hardware / Software Interface – Life Beyond Spreadsheets

How to bring your SoC register design into the 21st Century. The presentation from DVCon US 2025 discusses the current industry challenges and how Magillem Registers has the features and flexibility to speed up the development of the largest and most complex designs.
Podcast

SemiWiki: The Impact of Arteris on Automotive and Beyond with Frank Schirrmeister

Dan Nenni of SemiWiki is joined by Arteris’ Frank Schirrmeister in a conversation on automotive and the impact of network-on-chip IP on system design.
Podcast

EE Journal: The Freedom to Innovate: Arteris and the Rise of RISC-V

The adoption of RISC-V is spreading. Versatility and “freedom to innovate” are powering the ecosystem. Frank Schirrmeister, VP Solutions and Business Development at Arteris, spoke to EE Journal’s Amelia Dalton on the fish fry podcast.
Magillem Registers Datasheet
Datasheet

Magillem® Registers

  • A scalable infrastructure that promotes a rapid, highly iterative design environment to specify, document, implement,…
Three Perspectives on System Design Challenges
Webinar

Three Perspectives on System Design Challenges

Explore the positive impact a single source of truth environment can have on the different teams involved in a SOC design and what it means to quickly enable consistent HSI output generation throughout an entire system design. Download the webinar and learn how to increase productivity and reduce risk to get to market faster with a proven, best-in-class approach that saves time and money.
Previous
Next Page

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Call to Action
Popup Overlay