Resources Search
Sort & Filter
Type
Topics
Year
Show More
Sort
Latest
Oldest
A-Z
Z-A
23 Results
Sort & Filter
Presentation
Automating the Generation of Scalable and Reusable FMEDA in Complex Systems-on-Chip (SoCs)
Presented at IQPC Application of ISO 26262 2022 Conference, describes an approach that uses a hierarchal and modular library of safety components to describe failure modes, safety mechanism diagnostic coverage, and other functional safety metrics at a level that scales with the size and complexity of an SoC and enables reuse for the creation of SoC platform derivative chips, which is common in our industry.
Presentation
FMEDA Automation for Scalability and Reuse in Complex Systems on Chips (SoCs)
Failure modes, effects, and diagnostic analysis (FMEDA) for sophisticated chips with hundreds of IP blocks are fraught with complexity and opportunities for systematic errors. This presentation will describe an approach that uses a hierarchal and modular library of safety components to describe failure modes, safety mechanism diagnostic coverage, and other functional safety metrics.
Presentation
Is the Missing Safety Ingredient in Automotive AI Traceability?
Presented at The Linley Spring Processor Conference 2022, describes the importance of traceability as it applies to managing SoC requirements and customer deliverables whilst also shortening the path to functional safety certification including ISO 26262.
Presentation
Safety Considerations for Network-on-Chip (NoC) Development
This presentation illustrates functional safety challenges in system design and adherence to the ISO 26262 standard for automotive electronics. It highlights Network-on-Chip (NoC) safety mechanisms, including timeouts, IP Block isolation, and end-to-end interface protection.
Presentation
The Role of Networks-on-Chips Enabling AI/ML Silicon and Systems
Discover how networks-on-chips (NoCs) are revolutionizing AI/ML across sensors, edge devices, and data centers. This video presentation explores how NoCs enable rapid data movement, seamless component integration, and efficient chip-to-chip communication, paving the way for a new era of AI-powered devices.
Podcast
EE Journal: Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
In this podcast with Amelia Dalton and Andy Nightingale, explore the key challenge faced by SoC designers when building NoC interconnects for AI-based designs, the details of NoC interconnect IP soft tiling, and some real-world examples of AI-based designs that benefit from NoC IP soft tiling.
Podcast
EE Journal: The Freedom to Innovate: Arteris and the Rise of RISC-V
The adoption of RISC-V is spreading. Versatility and “freedom to innovate” are powering the ecosystem. Frank Schirrmeister, VP Solutions and Business Development at Arteris, spoke to EE Journal’s Amelia Dalton on the fish fry podcast.
White Paper
Making Cache Coherent SoC Design Easier with Ncore™
As the number and variety of computing elements in SoCs grow, specific application areas require the tight connection of key processing elements through coherency. Ncore Interconnect IP from Arteris makes cache coherent SoC designs easier, saving 100’s of person-years effort per project vs DIY solutions.
No results found
Make sure all words are spelled correctly. Try different, more general, or fewer keywords.
Popup Overlay