Infographics
Sort & Filter
Topics
AI / Machine Learning (9) RISC-V Designs (7) Cybersecurity (6) Hardware Security Assurance (5) ISO 26262 (4) Network-on-Chip IP (4) Traceability (4) FMEDA (3) Functional Safety (3) IP-XACT (3) Magillem Connectivity (3) Multi-Die (3) Network-on-Chip (NoC) (3) FlexGen (2) FlexNoC (2) Magillem Registers (2) Power Consumption (2) Radix-S/M/ST (2) Automotive (1) CodaCache (1) Hardware/Software Interface (HSI) (1) Magillem Packaging (1) Ncore (1) Power Management (1) Routing Congestion (1) SystemC (1)
Year
Show More
Sort
Latest
Oldest
A-Z
Z-A
2 Results
Sort & Filter
Infographic
Accelerating Timing Closure for Networks-on-Chip (NoCs) With Physical Awareness
The number of IP blocks in SoCs and across chiplets continues to grow. See how considering the floorplan information during the NoC architecture, combined with early estimation of pipeline stages can significantly reduce the time to physical closure.
Previous
Next Page
No results found
Make sure all words are spelled correctly. Try different, more general, or fewer keywords.