Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Videos

background-element-24

Sort & Filter

Topics
Year filter
Show More
Latest
Oldest
A-Z
Z-A
Filter by Product
Filter by Solution
26 Results
Sort & Filter
FlexNoC 5 Physically Aware Network-on-Chip IP
intro video

FlexNoC 5 Physically Aware Network-on-Chip IP

FlexNoC 5 physically aware network-on-chip IP incorporates physical constraint management across power, performance, and area (PPA). Get up to 5X faster physical convergence vs manual physical iterations and achieve PPA goals within schedule and budget constraints.
Learn more about video
Magillem Registers - Automate the HardwareSoftware Interface for Fast Chip Design
intro video

Magillem Registers – Automate the Hardware/Software Interface for Fast Chip Design

Magillem Registers is a comprehensive register design and management technology that accurately automates the hardware/software interface (HSI) to quickly develop chips and chiplets ranging from IoT devices to complex AI datacenter multi-die SoCs.
Learn more about video
Ncore Cache Coherent Network-on-Chip IP from Arteris
intro video

Ncore™ Cache Coherent Network-on-Chip IP from Arteris

Ncore cache coherent NoC IP is scalable, configurable, and ISO 26262 certified. With Ncore, teams can derisk their SoC designs and deliver on their vision in record time, saving upwards of 50 years of engineering effort per project compared to manually generated solutions.
Learn more about video
Guillaume accelerating timing closure
presentation

Accelerating Timing Closure for Networks-on-Chip (NoCs) using Physical Awareness

Learn how to accelerate timing closure for Networks-on-Chip (NoCs) using physical awareness. Discover a flow and methodology to optimize NoC development and avoid timing surprises.
Learn more about video
Chiplets: Opportunities and Challenges
Presentation

Chiplets: Opportunities and Challenges

Explore the challenges of chiplet interoperability and ecosystem collaboration and how leading companies are navigating this shift.
Learn more about video
NoC-Centric System Performance for the Chiplet-Era with Platform Architect
presentation

NoC-Centric System Performance for the Chiplet-Era with Platform Architect

Explore how Arteris NoC IPs and Platform Architect enhance system-level analysis for SoC designs in the chiplet era at the Synopsys Virtual Prototyping Day 2025.
Learn more about video
Optimizing Data Transport Architectures in RISC–V SoCs for AIML Applications
presentation

Optimizing Data Transport Architectures in RISC–V SoCs for AI/ML Applications

This presentation covered the challenges and solutions of data–transport architectures for AI and ML in the context of embedded vision architectures and the implementation aspects for NoCs for RISC–V–based SoCs.
Learn more about video
Smart NoC IP - Revolutionizing SoC Design
presentation

Revolutionizing Semiconductor Design with Smart NoC IP

Learn how FlexGen Smart NoC IP can optimize and advance your semiconductor design processes. Designed for automotive, data centers, and industrial electronics applications, it enables faster time-to-market and/or multiple design explorations for the most complex systems.
Learn more about video
FlexGen Product Tour image
product tour

FlexGen Product Tour

Watch an overview showing how FlexGen smart NoC IP generates a network-on-chip for your SoC in minutes. The RTL is correct-by-design, wire length optimized to meet all the specified performance requirements and floorplan constraints of your design.
Learn more about video
Accelerating IP Reuse
tech talk video

Accelerating IP Reuse

Semiconductors now rely on up to 1,000 third-party IPs in complex SoCs, requiring seamless integration. Insaf Meliane of Arteris discusses with Semiconductor Engineering how the latest IP-XACT version simplifies automation, abstraction, and system integration.
Learn more about video
Previous
Next Page

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Popup Overlay