Resources Search
Sort & Filter
Type
Topics
Year
Show More
Sort
Latest
Oldest
A-Z
Z-A
108 Results
Sort & Filter
Video
Arteris Interview with Farzad Zarrinfar, Senior VP of Sales & Marketing, Innosilicon
Innosilicon is a global leader in high-speed interface IP and ASIC design services, delivering scalable solutions across all major process nodes from 65nm to 3nm.
In this interview, Farzad Zarrinfar, Senior VP of Sales & Marketing at Innosilicon, shares insights into the company’s approach to high-speed IP, emerging standards such as HBM, DDR, PCIe, and chiplets, and how Innosilicon helps customers succeed across markets ranging from high-performance computing and automotive to multimedia and low-power IoT.
Watch to hear how Innosilicon is extending its leadership in advanced IP and ASIC design services and shaping the future of high-speed semiconductor innovation.
Presentation
Will it Blend? – Verifying the Hardware / Software Interface of Complex SoCs
This presentation highlights how Arteris SoC integration automation technologies streamline the blend of hardware, software, and verification components including VHDL, SystemVerilog, UPF, IP-XACT, and UVM to boost productivity and enable first-time silicon success.
Webinar
Considerations When Architecting Your Next SoC: NoC
AI workloads are transforming SoC design, driving the need for faster data movement, lower latency, and higher energy efficiency. As AI and accelerated computing scale across heterogeneous architectures, the Network-on-Chip (NoC) has become the backbone that determines system performance, power efficiency, and overall scalability.
In this SemiWiki-hosted webinar, Andy Nightingale, VP of Product Management and Marketing at Arteris, and Piyush Singh, Principal Digital SoC Architect at Aion Silicon, explore key considerations for architecting NoCs optimized for AI-driven designs. The discussion covers AI communication patterns, physically aware NoC topologies, multi-die integration and memory coherence challenges, performance simulation techniques, and NoC partitioning strategies to support scalable, power-aware AI systems from data center to edge.
Video
Interview with Andy Bond, Silicon Verification Director, Axelera AI
Axelera AI is bringing high-performance AI to the edge with low-power, purpose-built hardware for applications ranging from automation and robotics to industrial vision and smart security.
In this interview, Andy Bond, Director of Verification, shares how the company approaches edge inference and the opportunities and challenges of deploying AI across diverse real-world use cases.
Watch to hear how their team is shaping the next generation of edge AI.
Solution Brief
Accelerate, Optimize, and Secure AI-Based SoC Designs with Arteris
Optimize performance, power, and area for AI-driven SoCs from data centers to edge devices. Enable faster innovation in generative AI, physical AI, and autonomous systems with proven Arteris technology built for scalability, efficiency, and hardware assurance.
Podcast
Inside Chips Podcast: Data Movement in the AI Age with Charlie Janac
AI is reshaping the chip industry — but the real challenge isn’t just compute, it’s data movement and power efficiency. In this episode, Ed Sperling (Semiconductor Engineering) talks with Charlie Janac (President & CEO of Arteris) about why networks-on-chip are critical for effective data movement, how chiplets change system design, and what it takes to make AI hardware more efficient and sustainable.
No results found
Make sure all words are spelled correctly. Try different, more general, or fewer keywords.
Popup Overlay